TopSSCS
← 総合ランキングへ戻るBack to overall ranking

大学University · 日本Japan · 2022–2026 LIVE

東京科学大学Institute of Science Tokyo

Institute of Science Tokyo

日本Japan 1位 (112.5 pt) · 世界World 16位 (4 pt) · 対象論文Papers 72

年別の推移Papers per year

会議・論文誌別の論文数（フルカウント）Papers per venue (full count)

051015202022 ISSCC: 32022 VLSI: 22022 JSSC: 52022 A-SSCC: 12022 ESSERC: 31420222023 ISSCC: 42023 VLSI: 42023 JSSC: 32023 CICC: 12023 ESSERC: 31520232024 ISSCC: 22024 VLSI: 32024 JSSC: 32024 A-SSCC: 31120242025 ISSCC: 22025 VLSI: 42025 JSSC: 52025 CICC: 12025 A-SSCC: 21420252026 ISSCC: 32026 VLSI: 62026 JSSC: 82026 CICC: 1182026
ISSCCVLSIJSSCCICCA-SSCCESSERC
数値表を表示Show table
会議・論文誌Venue20222023202420252026
ISSCC34223
VLSI24346
JSSC53358
CICC–1–11
A-SSCC1–32–
ESSERC33–––

会議・論文誌別By venue

順位はフルカウントでの値です。Ranks use the full count.

会議・論文誌VenueフルFull 筆頭First按分Frac. 順位Rank
ISSCC Tier 1141412.19日本Japan #1 · 世界World #22
VLSI Tier 1191918.34日本Japan #1 · 世界World #8
JSSC Tier 1242321.39日本Japan #1 · 世界World #29
CICC Tier 2332.86日本Japan #1 · 世界World #65
A-SSCC Tier 2666.00日本Japan #1 · 世界World #22
ESSERC Tier 2666.00日本Japan #1 · 世界World #23

対象論文Papers

太字はこの機関の所属として確認できた著者です。Bold: authors affiliated with this institution.

  1. CICC
    2026
    A 22nm Continual Learning Accelerator for Autonomous Systems with 69.2TOPS/W Dynamic-Sparse-Weight-Updat and Dual-Mode Vector-Scaled-INT4 Processing
    DOI
    Junnosuke Suzuki, Takuma Ishibashi, Hikari Otsuka, Yasuyuki Okoshi, Kota Ando, Daichi Fujiki, Masato Motomura
    東京科学大学Institute of Science Tokyo · 北海道大学Hokkaido University
  2. ISSCC
    2026
    27.6 A 9.7GHz Self-Linearized-VCO-Based FMCW Chirp Generator Achieving 1.56GHz/μs Slope and 0.57μS Duration with 0.094% RMS Frequency Error
    DOI
    Daxu Zhang, Yuncheng Zhang, Zezheng Liu, Yuang Xiong, Michele Rossoni, Wenqian Wang, Ashbir Aviat Fadila, Duo Li, Minzhe Tang, Dongfan Xu, Carrel de Gomez, Dingxin Xu, Kazuaki Kunihiro, Hiroyuki Sakai, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  3. ISSCC
    2026
    5.1 A Formation Flight Phased-Array Transceiver for Spatial Power Combining and Distributing Architectures in Direct-to-Device-Communication Satellite Constellations
    DOI
    Keito Yuasa, Yuya Takahashi, Shunya Watanabe, Sena Kato, So Ema, Genma Hattori, Atsushiro Naka, Sumio Morioka, Takahiro Inagawa, Kentaro Murata, Naoki Honma, Jill Mayeda, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · インターステラテクノロジズInterstellar Technologies · 岩手大学Iwate University
  4. ISSCC
    2026
    A 500kGy Radiation-Hardened 2.4GHz Wi-Fi Receiver for Innovative Nuclear Power Plant Decommissioning
    DOI
    Yasuto Narukiyo, Sena Kato, Kotaro Yanaka, Yuya Takahashi, Masaya Miyahara, Jill Mayeda, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · 高エネルギー加速器研究機構KEK
  5. JSSC
    2026
    A 142–164-GHz Phased-Array AiP Module With High-Power-Density and High-Efficiency Transceiver in 65-nm CMOS for 6G UE
    DOI
    Yudai Yamazaki, Yohei Morishita, Sunghwan Park, Takaya Uchino, Chenxin Liu, Jun Sakamaki, Akihiro Egami, Ryosuke Hasaba, Ken Takahashi, Tomoki Abe, Tomohiro Murata, Yoichi Nakagawa, Takashi Tomura, Hiroshi Taneda, Kei Murayama, Makoto Tsukahara, Hiroko Ota, Yoko Nakabayashi, Ryuji Kinugawa, Takumi Kojima, Anyi Tian, Kotaro Ito, Chun Wang, Hans Herdian, Yi Zhang, Zheng Li, Wenqian Wang, Hongye Huang, Dingxin Xu, Sena Kato, Michihiro Ide, Shinsuke Hara, Issei Watanabe, Akifumi Kasamatsu, Yuncheng Zhang, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Koji Takinami, Kenichi Okada
    東京科学大学Institute of Science Tokyo · パナソニックPanasonic · 情報通信研究機構NICT
  6. JSSC
    2026
    A 300-GHz-Band 16.2-dBm EIRP Four-Element Amplifier-Last Phased-Array Transmitter With On-Chip Vivaldi Antenna in 65-nm CMOS
    DOI
    Chun Wang, Hans Herdian, Wenbin Zheng, Olivia Angel Yong, Chenxin Liu, Jill Mayeda, Yuxuan Liu, Wenqian Wang, Yuncheng Zhang, Carrel da Gomez, Abanob Shehata, Sena Kato, Ibrahim Abdo, Teruo Jyo, Hiroshi Hamada, Hiroyuki Takahashi, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · NTT
  7. JSSC
    2026
    A 52 Gb/s 8.9-dBm EIRP 300-GHz-Band Amplifier-Last Outphasing Transmitter With Path Mismatch Calibration in 65-nm CMOS
    DOI
    Chun Wang, Olivia Angel Yong, Hans Herdian, Wenqian Wang, Abanob Shehata, Carrel da Gomez, Chenxin Liu, Yudai Yamazaki, Kazuaki Kunihiro, Hiroyuki Sakai, Yuncheng Zhang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  8. JSSC
    2026
    A Ka-Band Eight-Stream Phased-Array MIMO Receiver With Time-Hopping Blocker Rejection for 6G
    DOI
    Minzhe Tang, Dongfan Xu, Yi Zhang, Yuxuan Liu, Zheng Li, Yuncheng Zhang, Yilun Chen, Minghao Fan, Ziyuan Ren, Jian Pang, Dingxin Xu, Chenxin Liu, Daxu Zhang, Duo Li, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  9. JSSC
    2026
    A Ka-Band Time-Modulated Phase-Invariant Variable-Gain Amplifier With 30-dB Gain Tuning Based on Duty-Cycle Control
    DOI
    Dongfan Xu, Minzhe Tang, Haiyun Gu, Yuxuan Liu, Yilun Chen, Ziyuan Ren, Minghao Fan, Daxu Zhang, Yi Zhang, Duo Li, Zheng Li, Zezheng Liu, Chun Wang, Yudai Yamazaki, Yuncheng Zhang, Kazuaki Kunihiro, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  10. JSSC
    2026
    A Low-Spur Fractional-N DPLL With Analog Pre-Distortion DTC Implementing Second-/Third-Order Calibration
    DOI
    Daxu Zhang, Yuncheng Zhang, Dingxin Xu, Hongye Huang, Waleed Madany, Zezheng Liu, Wenqian Wang, Yuang Xiong, Ashbir Aviat Fadila, Duo Li, Minzhe Tang, Dongfan Xu, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  11. JSSC
    2026
    A Power-Efficient K-Band Circular Polarized 256-Element CMOS Phased-Array Transmitter With Coupler-End Structure for LEO Satellite Terminal
    DOI
    Xiaolin Wang, Dongwon You, Xi Fu, Takeshi Ota, Michihiro Ide, Sena Kato, Jill Mayeda, Makoto Higaki, Jumpei Sudo, Hiroshi Takizawa, Masashi Shirakura, Takashi Tomura, Hiroyuki Sakai, Kazuaki Kunihiro, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · アクセルスペースAxelspace
  12. JSSC
    2026
    A Time-Division MIMO Phased-Array Receiver Utilizing Nyquist-Rate Fast Beam Switching With Minimized Hardware for 5G and Beyond
    DOI
    Minzhe Tang, Yi Zhang, Jian Pang, Zheng Li, Dongfan Xu, Dingxin Xu, Yuncheng Zhang, Kazuaki Kunihiro, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  13. VLSI
    2026
    A 144Gbps D-Band Dual-Polarized MIMO High-Density Phased-Array Transceiver in 65nm CMOS for 6G UE
    DOI
    Yudai Yamazaki, Ryuji Kinugawa, Takumi Kojima, Takaya Uchino, Anyi Tian, Chenxin Liu, Sunghwan Park, Kotaro Ito, Sena Kato, Chun Wang, Minzhe Tang, Takashi Tomura, Yuncheng Zhang, Hiroyuki Sakai, Kazuaki Kunihiro, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  14. VLSI
    2026
    A 240–270 GHz $4 \times 4$ Bi-Directional Phased-Array Transceiver with On-Chip Half-Wavelength-Spaced Array and Ultra-Low Power Consumption in 65-nm CMOS
    DOI
    Chun Wang, Olivia Angel Yong, Chenxin Liu, Wenqian Wang, Anyi Tian, Abanob Shehata, Takumi Kojima, Hans Herdian, Yudai Yamazaki, Sunghwan Park, Minzhe Tang, Dongfan Xu, Sena Kato, Yuncheng Zhang, Kazuaki Kunihiro, Hiroyuki Sakai, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  15. VLSI
    2026
    A 57-71-GHz CMOS Phased-Array Transceiver with Aperture-Tuning Antenna Achieving 47.9-62.2% EIRP Efficiency Improvement
    DOI
    Minghao Fan, Yilun Chen, Zheng Li, Ziyuan Ren, Minzhe Tang, Junqing Liu, Yuxuan Liu, Dongfan XU, Zezheng Liu, Yudai Yamazaki, Sena Kato, Kazuaki Kunihiro, Hiroyuki Sakai, Yuncheng Zhang, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  16. VLSI
    2026
    A Ka-Band Time-Division Multi-Stream Phased-Array Transmitter with Built-in Spatial Notch Generation for 6G MIMO
    DOI
    Minzhe Tang, Ziyuan Ren, Yuxuan Liu, Yilun Chen, Minghao Fan, Dongfan Xu, Haiyun Gu, Zheng Li, Yi Zhang, Jian Pang, Daxu Zhang, Zezheng Liu, Dingxin Xu, Chenxin Liu, Duo Li, Yuncheng Zhang, Chun Wang, Yudai Yamazaki, Sena Kato, Hiroyuki Sakai, Kazuaki Kunihiro, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  17. VLSI
    2026
    A Reconfigurable 24−28GHz Time-Division Full-Duplex Transceiver with 59dB Self-Interference Rejection Over 400MHz
    DOI
    Dongfan Xu, Haiyun Gu, Minzhe Tang, Yuxuan Liu, Ziyuan Ren, Yilun Chen, Minghao Fan, Duo Li, Zheng Li, Yi Zhang, Daxu Zhang, Zezheng Liu, Chun Wang, Sena Kato, Yudai Yamazaki, Hiroyuki Sakai, Yuncheng Zhang, Kazuaki Kunihiro, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  18. VLSI
    2026
    A Switched Inductor-Capacitor Power Amplifier Supporting 100MHz 256-QAM
    DOI
    Yuncheng Zhang, Duo Li, Zihang Zhang, Hiroyuki Sakai, Kazuaki Kunihiro, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  19. A-SSCC
    2025
    A High-Efficient 154GHz 4TX/4RX FMCW Radar Chipset in 65nm CMOS
    DOI
    Sunghwan Park, Yudai Yamazaki, Carrel de Gomez, Chenxin Liu, Jun Sakamaki, Hiroyuki Sakai, Kazuaki Kunihiro, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  20. A-SSCC
    2025
    A Ka-Band Time-Modulated Variable Gain Amplifier with 30-dB Gain Tuning and <0.1-Degree Phase Variation via Duty Cycle Control
    DOI
    Dongfan Xu, Minzhe Tang, Haiyun Gu, Ziyuan Ren, Yilun Chen, Minghao Fan, Yuxuan Liu, Daxu Zhang, Zheng Li, Duo Li, Yuncheng Zhang, Yi Zhang, Kazuaki Kunihiro, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  21. CICC
    2025
    A 6.65-to-7.75GHz Fractional-N Digital PLL with Analog Pre-Distortion DTC Implementing 2nd/3rd-Order Calibration and Achieving −65.7dBc Fractional Spur and 154fs Integrated Jitter
    DOI
    Daxu Zhang, Dingxin Xu, Hongye Huang, Waleed Madany, Zezheng Liu, Wenqian Wang, Yuang Xiong, Ashbir Aviat Fadila, Duo Li, Yuncheng Zhang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  22. ISSCC
    2025
    11.1 A 256-Element Ka-Band CMOS Phased-Array Receiver Using Switch-Type Quadrature-Hybrid-First Architecture for Small Satellite Constellations
    DOI
    Sena Kato, Jill Mayeda, Keito Yuasa, Michihiro Ide, Takeshi Ota, Shu Date, Yudai Yamazaki, Xiaolin Wang, Xi Fu, Dongwon You, Makoto Higaki, Jumpei Sudo, Hiroshi Takizawa, Masashi Shirakura, Takashi Tomura, Hiroyuki Sakai, Kazuaki Kunihiro, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · アクセルスペースAxelspace
  23. ISSCC
    2025
    5.6 A Power-Efficient CORDIC-Less Digital Polar Transmitter Using 1b DSM-Based PA Supporting 256-QAM
    DOI
    Yuncheng Zhang, Zezheng Liu, Duo Li, Minzhe Tang, Yi Zhang, Hongye Huang, Dingxin Xu, Waleed Madany, Ashbir Aviat Fadila, Wenqian Wang, Yuang Xiong, Daxu Zhang, Garry Pranata Kusuma, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  24. JSSC
    2025
    A 6.5-to-8-GHz Cascaded Dual-Fractional- N Digital PLL Achieving −52.79-dBc Fractional Spur With 50-MHz Reference
    DOI
    Dingxin Xu, Yuncheng Zhang, Hongye Huang, Zheng Sun, Bangan Liu, Ashbir Aviat Fadila, Junjun Qiu, Zezheng Liu, Wenqian Wang, Yuang Xiong, Waleed Madany, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  25. JSSC
    2025
    A 640-Gb/s 4 × 4-MIMO D-Band CMOS Transceiver Chipset
    DOI
    Chenxin Liu, Zheng Li, Yudai Yamazaki, Hans Herdian, Chun Wang, Anyi Tian, Jun Sakamaki, Han Nie, Xi Fu, Sena Kato, Wenqian Wang, Hongye Huang, Minzhe Tang, Dingxin Xu, Shinsuke Hara, Akifumi Kasamatsu, Takashi Tomura, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · 情報通信研究機構NICT
  26. JSSC
    2025
    A Compact D-Band Phase Shifter With 0.1-Degree Phase Resolution and Ultra-Low Phase Error in 65-nm CMOS
    DOI
    Takaya Uchino, Yudai Yamazaki, Anyi Tian, Chenxin Liu, Sunghwan Park, Abanob Shehata, Sena Kato, Takumi Kojima, Haruto Tanaka, Masayuki Kikuchi, Jill Mayeda, Ryuji Kinugawa, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  27. JSSC
    2025
    A DPD/Dither-Free DPLL Based on a Cascaded Fractional Divider and Pseudo-Differential DTCs Achieving a —62.1-dBc Fractional Spur
    DOI
    Dingxin Xu, Zezheng Liu, Yifeng Kuai, Hongye Huang, Yuncheng Zhang, Zheng Sun, Bangan Liu, Wenqian Wang, Yuang Xiong, Junjun Qiu, Waleed Madany, Yi Zhang, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  28. JSSC
    2025
    CORDIC-Less Digital Polar Transmitter Architecture Based on Delta-Sigma Modulator
    DOI
    Yuncheng Zhang, Zezheng Liu, Duo Li, Minzhe Tang, Yi Zhang, Hóngyè Huáng, Dingxin Xu, Waleed Madany, Ashbir Aviat Fadila, Wenqian Wang, Yuang Xiong, Daxu Zhang, Garry Pranata Kusuma, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  29. VLSI
    2025
    A 150 GHz High-Power-Density Phased-Array Transceiver in 65nm CMOS for 6G UE Module
    DOI
    Yudai Yamazaki, Sunghwan Park, Takaya Uchino, Chenxin Liu, Jun Sakamaki, Yohei Morishita, Akihiro Egami, Ryosuke Hasaba, Ken Takahashi, Tomoki Abe, Tomohiro Murata, Yoichi Nakagawa, Takashi Tomura, Hiroshi Taneda, Kei Murayama, Makoto Tsukahara, Hiroko Ota, Yoko Nakabayashi, Chun Wang, Hans Herdian, Yi Zhang, Zheng Li, Wenqian Wang, Hongye Huang, Dingxin Xu, Sena Kato, Michihiro Ide, Yuncheng Zhang, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Koji Takinami, Kenichi Okada
    東京科学大学Institute of Science Tokyo · パナソニックPanasonic
  30. VLSI
    2025
    A 52Gb/S 8.9Dbm EIRP 300Ghz-Band Amplifier-Last Outphasing Transmitter with Path Mismatch Calibration in 65nm CMOS
    DOI
    Chun Wang, Olivia Angel Yong, Hans Herdian, Wenqian Wang, Abanob Shehata, Carrel da Gomez, Chenxin Liu, Yudai Yamazaki, Kazuaki Kunihiro, Hiroyuki Sakai, Yuncheng Zhang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  31. VLSI
    2025
    A Ka-Band 8-Stream Phased-Array Receiver with Time-Hopping Blocker Rejection for 6G Applications
    DOI
    Minzhe Tang, Yi Zhang, Dongfan Xu, Yuxuan Liu, Zheng Li, Yilun Chen, Minghao Fan, Ziyuan Ren, Jian Pang, Dingxin Xu, Chenxin Liu, Yuncheng Zhang, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  32. VLSI
    2025
    A Triple-Band Transceiver for Formation Flying Satellite Communication with Dual Circular Polarized Wireless Power and LO Transfer
    DOI
    Keito Yuasa, Shu Date, Sena Kato, Michihiro Ide, Takashi Tomura, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo
  33. A-SSCC
    2024
    35-60GHz Switchless IF Bi-Directional Amplifier Using 65nm CMOS for 300GHz-Band Transceivers
    DOI
    Abanob Shehata, Hans Herdian, Chun Wang, Chenxin Liu, Kazuaki Kunihiro, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  34. A-SSCC
    2024
    A Compact D-Band Phase Shifter with 0.1-degree Phase Resolution and 0.8-degree RMS Phase Error in 65 nm CMOS
    DOI
    Takaya Uchino, Yudai Yamazaki, Sungwan Park, Chenxin Liu, Anyi Tian, Abanob Shehata, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  35. A-SSCC
    2024
    WhiteDwarf: 12.24 TFLOPS/W 40 nm Versatile Neural Inference Engine for Ultra-Compact Execution of CNNs and MLPs Through Triple Unstructured Sparsity Exploitation and Triple Model Compression
    DOI
    Yasuyuki Okoshi, Ángel López García-Arias, Jaehoon Yu, Junnnosuke Suzuki, Hikari Otsuka, Thiem Van Chu, Kazushi Kawamura, Daichi Fujiki, Masato Motomura
    東京科学大学Institute of Science Tokyo
  36. ISSCC
    2024
    10.3 A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated Jitter
    DOI
    Dingxin Xu, Zezheng Liu, Yifeng Kuai, Hongye Huang, Yuncheng Zhang, Zheng Sun, Bangan Liu, Wenqian Wang, Yuang Xiong, Junjun Qiu, Waleed Madany, Yi Zhang, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  37. ISSCC
    2024
    24.3 A 236-to-266GHz 4-Element Amplifier-Last Phased-Array Transmitter in 65nm CMOS
    DOI
    Chun Wang, Hans Herdian, Wenbin Zheng, Chenxin Liu, Jill Mayeda, Yuxuan Liu, Olivia Angel Yong, Wenqian Wang, Yuncheng Zhang, Carrel Da Gomez, Abanob Shehata, Sena Kato, Ibrahim Abdo, Teruo Jyo, Hiroshi Hamada, Hiroyuki Takahashi, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · NTT
  38. JSSC
    2024
    A Low-Power Radiation-Hardened Ka-Band CMOS Phased-Array Receiver for Small Satellite Constellation
    DOI
    Xi Fu, Dongwon You, Yun Wang, Xiaolin Wang, Ashibir Aviat Fadila, Chenxin Liu, Sena Kato, Chun Wang, Zheng Li, Jian Pang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  39. JSSC
    2024
    A Sub-THz Full-Duplex Phased-Array Transceiver With Self-Interference Cancellation and LO Feedthrough Suppression
    DOI
    Chun Wang, Ibrahim Abdo, Chenxin Liu, Carrel da Gomez, Jill Mayeda, Hans Herdian, Wenqian Wang, Xi Fu, Dongwon You, Abanob Shehata, Sunghwan Park, Yun Wang, Jian Pang, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · Fudan University · Shanghai Jiao Tong University
  40. JSSC
    2024
    A Time-Mode-Modulation Digital Quadrature Power Amplifier Based on 1-bit Delta–Sigma Modulator and Hybrid FIR Filter
    DOI
    Yuncheng Zhang, Zheng Sun, Bangan Liu, Junjun Qiu, Dingxin Xu, Yi Zhang, Xi Fu, Dongwon You, Hongye Huang, Waleed Madany, Ashbir Aviat Fadila, Zezheng Liu, Wenqian Wang, Yuang Xiong, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  41. VLSI
    2024
    A 28GHz 4-Stream Time-Division MIMO Phased-Array Receiver Utilizing Nyquist-Rate Fast Beam Switching for 5G and Beyond
    DOI
    Yi Zhang, Minzhe Tang, Jian Pang, Zheng Li, Dongfan Xu, Dingxin Xu, Yuncheng Zhang, Kazuaki Kunihiro, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  42. VLSI
    2024
    A 28GHz 5G NR Wirelessly Powered Relay Transceiver Using Rectifier-Type 4th-Order Sub-Harmonic Mixer
    DOI
    Sena Kato, Shu Date, Tao Ruoxin, Yasuto Narukiyo, Hiroki Hayashi, Keito Yuasa, Michihiro Ide, Takashi Tomura, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo
  43. VLSI
    2024
    A 640-Gb/s $4\times 4$-MIMO D-Band CMOS Transceiver Chipset
    DOI
    Chenxin Liu, Zheng Li, Yudai Yamazaki, Hans Herdian, Chun Wang, Anyi Tian, Jun Sakamaki, Han Nie, Xi Fu, Sena Kato, Wenqian Wang, Hongye Huang, Shinsuke Hara, Akifumi Kasamatsu, Hiroyuki Sakai, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  44. CICC
    2023
    A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc Fractional Spurs with 50MHz Reference
    DOI
    Dingxin Xu, Yuncheng Zhang, Hongye Huang, Zheng Sun, Bangan Liu, Ashbir Aviat Fadila, Junjun Qiu, Zezheng Liu, Wenqian Wang, Yuang Xiong, Waleed Madany, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  45. ESSERC
    2023
    A 24-49-GHz CMOS Area-Efficient Phase-Invariant Mixed-Type Attenuator With Capacitive Compensation for 5G New Radio
    DOI
    Zheng Li, Peng Luo, Jian Pang, Qiaoyu Wang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  46. ESSERC
    2023
    A Dual-Mode Bi-Directional CMOS Mixer Using Push-Push Doubler for 300GHz-Band Transceivers
    DOI
    Chenxin Liu, Ibrahim Abdo, Chun Wang, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  47. ESSERC
    2023
    A Fully Synthesizable DPLL with Background Gain Mismatch Calibrated Feedforward Phase Noise Cancellation Path
    DOI
    Waleed Madany, Yuncheng Zhang, Ashbir Aviat Fadila, Hongye Huang, Junjun Qiu, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  48. ISSCC
    2023
    19.4 A Small-Satellite-Mounted 256-Element Ka-Band CMOS Phased-Array Transmitter Achieving 63.8dBm EIRP Under 26.6W Power Consumption Using Single/Dual Circular Polarization Active Coupler
    DOI
    Dongwon You, Xi Fu, Xiaolin Wang, Yuan Gao, Wenqian Wang, Jun Sakamaki, Hans Herdian, Sena Kato, Michihiro Ide, Yuncheng Zhang, Ashbir Aviat Fadila, Zheng Li, Chun Wang, Yun Wang, Jumpei Sudo, Makoto Higaki, Nahoka Kawaguchi, Masaya Nitta, Soichiro Inoue, Takashi Eishima, Takashi Tomura, Jian Pang, Hiroyuki Sakai, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · アクセルスペースAxelspace
  49. ISSCC
    2023
    A 2.95mW/element Ka-band CMOS Phased-Array Receiver Utilizing On-Chip Distributed Radiation Sensors in Low-Earth-Orbit Small Satellite Constellation
    DOI
    Xi Fu, Dongwon You, Xiaolin Wang, Michihiro Ide, Yuncheng Zhang, Jun Sakamaki, Ashibir Aviat Fadila, Zheng Li, Yun Wang, Jumpei Sudo, Makoto Higaki, Soichiro Inoue, Takashi Eishima, Takashi Tomura, Jian Pang, Hiroyuki Sakai, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · アクセルスペースAxelspace
  50. ISSCC
    2023
    A 32kHz-Reference 2.4GHz Fractional-N Nonuniform Oversampling PLL with Gain-Boosted PD and Loop-Gain Calibration
    DOI
    Junjun Qiu, Wenqian Wang, Zheng Sun, Bangan Liu, Yuncheng Zhang, Dingxin Xu, Hongye Huang, Ashbir Aviat Fadila, Zezheng Liu, Waleed Madany, Yuang Xiong, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  51. ISSCC
    2023
    Amorphica: 4-Replica 512 Fully Connected Spin 336MHz Metamorphic Annealer with Programmable Optimization Strategy and Compressed-Spin-Transfer Multi-Chip Extension
    DOI
    Kazushi Kawamura, Jaehoon Yu, Daiki Okonogi, Satoru Jimbo, Genta Inoue, Akira Hyodo, Ángel López García-Arias, Kota Ando, Bruno Hideki Fukushima-Kimura, Ryota Yasudo, Thiem Van Chu, Masato Motomura
    東京科学大学Institute of Science Tokyo · 北海道大学Hokkaido University · 京都大学Kyoto University
  52. JSSC
    2023
    A 37–43.5-GHz Phase and Amplitude Detection Circuit With 0.049° and 0.036-dB Accuracy for 5G Phased-Array Calibration Using Transformer-Based Injection-Enhanced ILFD
    DOI
    Yudai Yamazaki, Jun Sakamaki, Jian Pang, Joshua Alvin, Zheng Li, Dongwon You, Jill Mayeda, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  53. JSSC
    2023
    A 39-GHz CMOS Bidirectional Doherty Phased- Array Beamformer Using Shared-LUT DPD With Inter-Element Mismatch Compensation Technique for 5G Base Station
    DOI
    Zheng Li, Jian Pang, Yi Zhang, Yudai Yamazaki, Qiaoyu Wang, Peng Luo, Weichu Chen, Yijing Liao, Minzhe Tang, Yun Wang, Xi Fu, Dongwon You, Naoki Oshima, Shinichi Hori, Jeehoon Park, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · NEC
  54. JSSC
    2023
    A Low-Power 256-Element Ka-Band CMOS Phased-Array Receiver With On-Chip Distributed Radiation Sensors for Small Satellite Constellations
    DOI
    Xi Fu, Dongwon You, Xiaolin Wang, Yun Wang, Carolyn Jill Mayeda, Yuan Gao, Michihiro Ide, Yuncheng Zhang, Jun Sakamaki, Ashibir Aviat Fadila, Zheng Li, Jumpei Sudo, Makoto Higaki, Soichiro Inoue, Takashi Eishima, Takashi Tomura, Jian Pang, Hiroyuki Sakai, Kenichi Okada, Atsushi Shirane
    東京科学大学Institute of Science Tokyo · アクセルスペースAxelspace
  55. VLSI
    2023
    A Compact 0.9uW Direct-Conversion Frequency Analyzer for Speech Recognition with Wide-Range Q-Controlable Bandpass Rectifier
    DOI
    Shiro Dosho, Ludovico Minati, Kazuki Maari, Hiroyuki Ito
    東京科学大学Institute of Science Tokyo
  56. VLSI
    2023
    A Sub-THz Full-Duplex Phased-Array Transceiver with Self-Interference Cancellation and LO Feedthrough Suppression
    DOI
    Chun Wang, Ibrahim Abdo, Chenxin Liu, Carrel Da Gomez, Hans Herdian, Wenqian Wang, Xi Fu, Dongwon You, Abanob Shehata, Sunghwan Park, Yun Wang, Jian Pang, Hiroyuki Sakai, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  57. VLSI
    2023
    A Time-Mode-Modulation Digital Quadrature Power Amplifier Based on 1-bit Delta-Sigma Modulator and Transformer Combined FIR FIlter
    DOI
    Yuncheng Zhang, Zheng Sun, Bangan Liu, Junjun Qiu, Dingxin Xu, Yi Zhang, Xi Fu, Dongwon You, Hongye Huang, Waleed Madany, Ashbir Aviat Fadila, Zezheng Liu, Wenqian Wang, Yuang Xiong, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  58. VLSI
    2023
    Pianissimo: A Sub-mW Class DNN Accelerator with Progressive Bit-by-Bit Datapath Architecture for Adaptive Inference at Edge
    DOI
    Junnosuke Suzuki, Jaehoon Yu, Mari Yasunaga, Ángel López García-Arias, Yasuyuki Okoshi, Shungo Kumazawa, Kota Ando, Kazushi Kawamura, Thiem Van Chu, Masato Motomura
    東京科学大学Institute of Science Tokyo · 北海道大学Hokkaido University
  59. A-SSCC
    2022
    A 37-39GHz Phase and Amplitude Detection Circuit with 0.060 degree and 0.043dB RMS Errors for the Calibration of 5GNR Phased-Array Beamforming
    DOI
    Yudai Yamazaki, Jun Sakamaki, Jian Pang, Joshua Alvin, Zheng Li, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  60. ESSERC
    2022
    A 1.8-67GHz Divide-by-4 ILFD Using Area-Efficient Transformer-Based Injection-Enhancing Technique
    DOI
    Yudai Yamazaki, Jian Pang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  61. ESSERC
    2022
    A 28GHz Area-Efficient CMOS Vector-Summing Phase Shifter Utilizing Phase-Inverting Type-I Poly-Phase Filter for 5G New Radio
    DOI
    Minzhe Tang, Yi Zhang, Jian Pang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  62. ESSERC
    2022
    A CMOS Full-Wave Switching Rectifier with Frequency Up-Down Conversion for 5G NR Wirelessly-Powered Relay Transceivers
    DOI
    Sena Kato, Keito Yuasa, Michihiro Ide, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  63. ISSCC
    2022
    A 3.4mW/element Radiation-Hardened Ka-Band CMOS Phased-Array Receiver Utilizing Magnetic-Tuning Phase Shifter for Small Satellite Constellation
    DOI
    Xi Fu, Yun Wang, Dongwon You, Xiaolin Wang, Ashbir Aviat Fadila, Yi Zhang, Sena Kato, Chun Wang, Zheng Li, Jian Pang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  64. ISSCC
    2022
    A Power-Efficient 24-to-71 GHz CMOS Phased-Array Receiver Utilizing Harmonic-Selection Technique Supporting 36dB Inter-Band Blocker Rejection for 5G NR
    DOI
    Jian Pang, Yi Zhang, Zheng Li, Minzhe Tang, Yijing Liao, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  65. ISSCC
    2022
    Hiddenite: 4K-PE Hidden Network Inference 4D-Tensor Engine Exploiting On-Chip Model Construction Achieving 34.8-to-16.0TOPS/W for CIFAR-100 and ImageNet
    DOI
    Kazutoshi Hirose, Jaehoon Yu, Kota Ando, Yasuyuki Okoshi, Angel Lopez Garcia-Arias, Junnosuke Suzuki, Thiem Van Chu, Kazushi Kawamura, Masato Motomura
    東京科学大学Institute of Science Tokyo
  66. JSSC
    2022
    A 28-GHz Phased-Array Relay Transceiver for 5G Network Using Vector-Summing Backscatter With 24-GHz Wireless Power and LO Transfer
    DOI
    Michihiro Ide, Atsushi Shirane, Kiyoshi Yanagisawa, Dongwon You, Jian Pang, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  67. JSSC
    2022
    A 76-Gbit/s 265-GHz CMOS Receiver With WR-3.4 Waveguide Interface
    DOI
    Shinsuke Hara, Ruibing Dong, Sangyeop Lee, Kyoya Takano, Naoya Toshida, Akifumi Kasamatsu, Kunio Sakakibara, Takeshi Yoshida, Shuhei Amakawa, Minoru Fujishima
    情報通信研究機構NICT · 東京科学大学Institute of Science Tokyo · 東京理科大学Tokyo University of Science · 名古屋工業大学Nagoya Institute of Technology · 広島大学Hiroshima University
  68. JSSC
    2022
    A Bi-Directional 300-GHz-Band Phased-Array Transceiver in 65-nm CMOS With Outphasing Transmitting Mode and LO Emission Cancellation
    DOI
    Ibrahim Abdo, Carrel da Gomez, Chun Wang, Kota Hatano, Qi Li, Chenxin Liu, Kiyoshi Yanagisawa, Ashbir Aviat Fadila, Takuya Fujimura, Tsuyoshi Miura, Korkut Kaan Tokgoz, Jian Pang, Hiroshi Hamada, Hideyuki Nosaka, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · Sabancı Üniversitesi · NTT
  69. JSSC
    2022
    A Ka-Band SATCOM Transceiver in 65-nm CMOS With High-Linearity TX and Dual-Channel Wide-Dynamic-Range RX for Terrestrial Terminal
    DOI
    Yun Wang, Dongwon You, Xi Fu, Takeshi Nakamura, Ashbir Aviat Fadila, Teruki Someya, Atsuhiro Kawaguchi, Junjun Qiu, Jian Pang, Kiyoshi Yanagisawa, Bangan Liu, Yuncheng Zhang, Haosheng Zhang, Rui Wu, Shunichiro Masaki, Daisuke Yamazaki, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · ソシオネクストSocionext
  70. JSSC
    2022
    A Power-Efficient CMOS Multi-Band Phased-Array Receiver Covering 24–71-GHz Utilizing Harmonic-Selection Technique With 36-dB Inter-Band Blocker Tolerance for 5G NR
    DOI
    Yi Zhang, Jian Pang, Zheng Li, Minzhe Tang, Yijing Liao, Ashbir Aviat Fadila, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  71. VLSI
    2022
    A 28-GHz Fully-Passive Retro-Reflective Phased-Array Backscattering Transceiver for 5G Network with 24-GHz Beam-Steered Wireless Power Transfer
    DOI
    Michihiro Ide, Yuasa Keito, Kato Sena, Dongwon You, Ashbir Aviat Fadila, Jian Pang, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo
  72. VLSI
    2022
    A 39-GHz CMOS Bi-Directional Doherty Phased-Array Beamformer Using Shared-LUT DPD with Inter-Element Mismatch Compensation Technique for 5G Base-Station
    DOI
    Zheng Li, Jian Pang, Yi Zhang, Yudai Yamazaki, Qiaoyu Wang, Peng Luo, Weichu Chen, Yijing Liao, Minzhe Tang, Zhengyan Guo, Yun Wang, Xi Fu, Dongwon You, Naoki Oshima, Shinichi Hori, Kazuaki Kunihiro, Atsushi Shirane, Kenichi Okada
    東京科学大学Institute of Science Tokyo · NEC