← 総合ランキングへ戻るBack to overall ranking

企業・研究機関Company / Institute · 日本Japan · 2022–2026 LIVE

東芝Toshiba

Toshiba

日本Japan 8位 (29 pt) · 世界World 28位 (0 pt) · 対象論文Papers 6

年別の推移Papers per year

会議・論文誌別の論文数(フルカウント)Papers per venue (full count)

0122022 VLSI: 12022 JSSC: 1220222023 JSSC: 1120232024 VLSI: 11202420252026 ISSCC: 222026
ISSCCVLSIJSSC
数値表を表示Show table
会議・論文誌Venue20222023202420252026
ISSCC––––2
VLSI1–1––
JSSC11–––

会議・論文誌別By venue

順位はフルカウントでの値です。Ranks use the full count.

会議・論文誌VenueフルFull 筆頭First按分Frac. 順位Rank
ISSCC Tier 1222.00日本Japan #6 · 世界World #52
VLSI Tier 1222.00日本Japan #3 · 世界World #28
JSSC Tier 1210.58日本Japan #7 · 世界World #66
CICC Tier 2000.00–
A-SSCC Tier 2000.00–
ESSERC Tier 2000.00–

対象論文Papers

太字はこの機関の所属として確認できた著者です。Bold: authors affiliated with this institution.

  1. ISSCC
    2026
    19.4 A Digital-Feedback Active-Gate-Driver IC for 600A 1200V SiC MOSFETs Supporting High-and Low-Side Drive with Simultaneous ${\text{dV}}_{\text{ds}}$/dt Control and ${\mathrm{V}}_{\text{ds}}$ Surge Suppression Enabled by Miller Capacitance Calibration
    DOI
    Shusuke Kawai, Kohei Horii, Koutaro Miyazaki, Yuto Bushimata, Satoshi Takaya, Hiroaki Ishihara
    東芝Toshiba
  2. ISSCC
    2026
    A Binary-Weighted Switched-Capacitor Gate Driver IC for Overcoming Trade-Offs Between Driving Loss and Delay Time with Gate-Current Feedback Achieving 85% Driving Loss Reduction
    DOI
    Kohei Horii, Koutaro Miyazaki, Shusuke Kawai, Hiroaki Ishihara
    東芝Toshiba
  3. VLSI
    2024
    730-790mA/mm2 48V-to-1V Integrated Hybrid DC-DC Converters Based on a Star-Delta Switching Network with 5x/8x Duty Expansion
    DOI
    Chen Kong Teh, Te Bi, Shuichi Ito, Takashi Kurihara
    東芝Toshiba
  4. JSSC
    2023
    An Active Slew Rate Control Gate Driver IC With Robust Discrete-Time Feedback Technique for 600-V Superjunction MOSFETs
    DOI
    Shusuke Kawai, Takeshi Ueno, Hiroki Ishikuro, Kohei Onizuka
    東芝Toshiba · 慶應義塾大学Keio University
  5. JSSC
    2022
    A 25.6-Gb/s Interface Employing PAM-4-Based Four-Channel Multiplexing and Cascaded Clock and Data Recovery Circuits in Ring Topology for High-Bandwidth and Large-Capacity Storage Systems
    DOI
    Takashi Toi, Junji Wadatsumi, Hiroyuki Kobayashi, Yutaka Shimizu, Yuji Satoh, Makoto Morimoto, Rui Ito, Mitsuyuki Ashida, Yuta Tsubouchi, Mai Nozawa, Go Urakawa, Jun Deguchi, Ryuichi Fujimoto
    キオクシアKioxia · 東芝Toshiba
  6. VLSI
    2022
    1200x84-pixels 30fps 64cc Solid-State LiDAR RX with an HV/LV transistors Hybrid Active-Quenching-SPAD Array and Background Digital PT Compensation
    DOI
    Toshiki Sugimoto, Tuan Thanh Ta, Koichi Kokubun, Satoshi Kondo, Tetsuro Itakura, Hisaaki Katagiri, Yutaka Ota, Mitsuhiro Sengoku, Honam Kwon, Keita Sasaki, Hiroshi Kubota, Kazuhiro Suzuki, Katsuyuki Kimura, Akihide Sai
    東芝Toshiba